Design of Parallel Prefix Tree Structure for CMOS Comparator

N.Gurusakthi, B.Thamizhkani, S.Niranchana Devi
Dhanalakshmi Srinivasan College of Engineering and Technology
Chennai, India

Abstract

This paper proposes a comparator sketch using conventional digital CMOS cells featuring wide-range and high-speed operation. The Comparison is most primary arithmetic operation that determines whether or not one variety is higher than, less than or equal to the other number. Our comparator uses a novel scalable parallel prefix structure that leverages the comparison effect of the MSB, intending bitwise toward LSB only when the evaluation bits are equal. This comparator is composed of locally interconnected CMOS gates with a most fan-in of five and fan-out of four, unbiased of comparator bandwidth.

Comparator is most imperative thing that performs evaluation operation. Comparison between modified and existing 8-bit binary comparator designs is calculated by means of simulation carried out at 90nm technology in DSCH, Micro wind Tool. The major blessings of our proposed format are excessive velocity and electricity efficiency, maintained over a vast range.

Index Terms— wide-bit comparator, parallel prefix tree structure, High-speed arithmetic, high-speed.

I. INTRODUCTION

Comparator is a simple arithmetic unit that compares the magnitude of two binary numbers, say A and B, and produces output bits: A>B or Avital data-path factor for any general motive architecture as nicely as an crucial device for application-specific and signal processing architectures. Comparators are also used in sorting networks which play a vital role in areas such as parallel computing, multi-access memories and multiprocessing. Comparator varieties a vital element of processors and digital systems. For processors, in order to acquire excessive throughput with quick clock rates, it is imperative that such gadgets have less delay. Consequently, the designing of excessive velocity comparator structure turns into a applicable and vital lookup topic. Previously posted comparator implementations having serial and parallel structure can each be observed in literature. The serial architecture is appropriate for short inputs (i.e. when both the inputs have lesser quantity of bits). For longer inputs (say, 32 bit, sixty four bit inputs), the circuit complexity and the combinational prolong enlarge drastically. As a result, parallel approach is commonly desired for comparators with longer inputs. The comparator designs introduced in this paper are primarily based on parallel approach.

II. COMPARATOR ARCHITECTURAL OVERVIEW

The contrast resolution module in Fig. 1 (which depicts the high-level structure of our proposed design) is a novel MSB-to-LSB parallel-prefix tree shape that performs bitwise comparison of
two N-bit operands $A$ and $B$, denoted as $A_{N-1}$, $A_{N-2}$, \ldots, $A_0$ and $B_{N-1}$, $B_{N-2}$, \ldots, $B_0$, where the subscripts vary from $N-1$ for the MSB to zero for the LSB. The evaluation resolution module performs the bitwise contrast asynchronously from left to right, such that the evaluation logic’s computation is caused solely if all bits of increased significance are equal. The parallel shape encodes the bitwise evaluation results into two N-bit buses, the left bus and the right bus, every of which keep the partial contrast result as every bit function is evaluated, such that

1. if $A_k > B_k$, then left okay = 1 and right okay = 0
2. if $A_k < B_k$, then left okay = 0 and proper okay = 1
3. if $A_k = B_k$, then left okay = zero and proper $k = 0$

In addition, to decrease switching activities, as quickly as a bitwise contrast is not equal, the bitwise evaluation of each bit of decrease value is terminated and all such positions are set to zero on both buses, thus, there is never extra than one excessive bit on both bus. The choice module uses two OR-networks to output the final evaluation choice primarily based on separate OR-scans of all of the bits on the left bus (producing the L bit) and all of the bits on the right bus (producing the R bit). If $LR = 00$, then $A = B$, if $LR = 10$ then $A > B$, if $LR = 01$ then $A < B$, and $LR = 11$ is now not possible.

An 8-bit comparison of input operands $A = 01011101$ and $B = 01101001$ is exemplified in Figure 2. In the first step, a parallel prefix tree structure generates the encoded data on the left bus and right bus for every pair of corresponding bits from $A$ and $B$. In this example, $A_7 = 0$ and $B_7 = 0$ zero encodes as left$7 = \text{right}7 = 0$, $A_6 = 1$, and $B_6 = 1$ encodes as left$6 = \text{right}6 = 0$, and $A_5 = \text{zero}$ and $B_5 = 1$ encodes left$5 = 0$ and right$5 = 1$. At this point, for the reason that the bits are unequal, the contrast terminates and a closing evaluation choice can be made based on
the first three bits evaluated. The parallel prefix structure forces all bits of lesser value on each bus to 0, regardless of the remaining bit values in the operands. In the 2nd step, the OR-networks perform the bus OR-scans, ensuing in zero and 1, respectively, and the ultimate comparison selection is A &gt; B. We partition the shape into 5 hierarchical prefixing sets, as depicted in Fig. 3, with the related image representations in Tables I and II, where each set performs a unique characteristic whose output serves as input to the next set, till the fifth set produces the output on the left bus and the proper bus.

### TABLE I - SYMBOL NOTATION AND DEFINITIONS

<table>
<thead>
<tr>
<th>Symbol (Cells)</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>N</td>
<td>Operand bitwidth</td>
</tr>
<tr>
<td>A</td>
<td>First input operand</td>
</tr>
<tr>
<td>B</td>
<td>Second input operand</td>
</tr>
<tr>
<td>R</td>
<td>Right bus result bit</td>
</tr>
<tr>
<td>L</td>
<td>Left bus result bit</td>
</tr>
</tbody>
</table>

### TABLE 2 - LOGIC GATE DEPICTION FOR SYMBOLS USED IN FIG. 3

<table>
<thead>
<tr>
<th>Symbols (Cells)</th>
<th>Logic Gate</th>
<th>Maximum Fan-in/Fan-out And (Transistor Counts)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>2/4 (12)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4/4 (0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8/1 (20)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3/2 (12)</td>
</tr>
</tbody>
</table>

All cells (components) within each set function in parallel, which is a key feature to enlarge operating velocity whilst minimizing the transitions to a minimal set of leftmost bits wished for correct decision. This prefixing set structure bounds the components’ fan-in and fan-out regardless of comparator bitwidth and eliminates heavily loaded world indicators with parasitic components, accordingly enhancing the working pace and decreasing electricity consumption. Additionally, the OR-network’s fan-in and fan-out is restrained by means of partitioning the buses into 4-b groupings of the enter operands, accordingly decreasing the capacitive load of each bus.

### III. COMPARATOR DESIGN DETAILS.

In this section, we detail our comparator’s sketch (Fig. 3), which is notably based on using a novel parallel prefix tree (Tables I and II include symbols and definitions). Each set or crew of
cells produces outputs that serve as inputs to the subsequent set in the hierarchy, with the exception of set 1, whose outputs serve as inputs to quite a few units.

![Diagram](image)

**Fig. 3.** Implementation details for the comparison resolution module (sets 1 through 5) and the decision module.

Set 1 compares the N-bit operands A and B bit-by-bit, the usage of a single degree of N-type cells. The N-type cells supply a termination flag Dk to cells in sets 2 and 4, indicating whether the computation ought to terminate.

Set 2 consists of Σ2-type cells, which mix the termination flags for every of the four Ψ-type cells from set 1 (each Σ2-type phone combines the termination flags of one 4-b partition) the use of NOR-logic to limit the fan-in and fan-out to a most of four. The Σ2-type cells both continue the contrast for bits of lesser magnitude if all 4 inputs are 0s, or terminate the evaluation if a final decision can be made.

Set 3 has Σ3-type cells, which are similar to Σ2-type cells, however can have extra common sense levels, specific inputs, and lift unique triggering points. A Σ3-type telephone gives no assessment functionality; the cell’s sole cause is to limit the fan-in and fan-out regardless of operand bit width. To restrict the Σ3-type cell’s nearby interconnect to four, the variety of stages in set 3 increases if the fan-in exceeds four. Set 3 offers functionality comparable to set 2 the usage of the same NOR good judgment to proceed or terminate the bitwise contrast activity. If the comparison is terminated, set three alerts set four to set the left bus and proper bus bits to 0 for all bits of decrease significance.

Set 4 consists of Ω-type cells, whose outputs control the pick out inputs of Ω-type cells (two-input multiplexors) in set 5, which in flip drive each the left bus and the right bus. For an Ω-type phone and the 4-b partition to which the mobile belongs, bitwise evaluation results from set 1 provide facts about the greater great bits in the cell’s Ω kind cells.

The range of inputs in the Ω-type cells increases from left to proper in each partition, ending with a fan-in of five. Thus, the Ω type cells in set 4 determine whether or not set 5 propagates the bitwise comparison codes. Table III indicates a sample 16-b assessment to make clear (5) using(1)–(4). Set 5 encompasses of N Ω-type cells (two-input, 2-b-wide multiplexers). One input is (Ak, Bk) and the other is hardwired to “00.” The pick out manage enter is primarily
based on the Ω-type mobilephone output set four We outline the 2-b as the left-bit code (Ak) and the right-bit code (Bk), the place all left-bit codes and all right-bit codes mix to form the left bus and the proper bus, respectively. The output F1,0 okay denotes the “greater-than,” “less-than,” or “equal to” last evaluation selection Essentially, the 2-b code F1,0 ok can be realized by using OR-ing all left bits and all proper bits one after the other as proven in fig2.

IV. PROPOSED 8 BIT COMPARATOR:

In this section, The Proposed comparator design is identical as the selection module. The regulate the comparison resolution module as proven in fig.4

![Fig. 4 Design of projected 8 Bit Comparator using](image-url)

V. SIMULATION RESULTS

![Figure 5.1 Design of 8 Bit Comparator Using a Parallel Prefix Tree using in DSCH Tool.](image-url)

Figure 5.1 Design of 8 Bit Comparator Using a Parallel Prefix Tree using in DSCH Tool.

![Figure 5.2 Design of Proposed 8 Bit Comparator using DSCH Tool](image-url)

Figure 5.2 Design of Proposed 8 Bit Comparator using DSCH Tool
Figure 5.3 Design of 8 Bit Comparator by means of a Parallel Prefix Tree layout via in Microwind Tool in 90nm.

Figure 5.4 Design of projected 8 Bit Comparator Using a layout using in Microwind Tool in 90nm.

TABLE III - COMPARATOR WITH 8 BITS AT DIFFERENT TECHNOLOGY

<table>
<thead>
<tr>
<th></th>
<th>Scalable 8 bit Comparator</th>
<th>Proposed 8 bit Comparator</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.18μm 1.95 V</td>
<td>0.120μm 1.95 V</td>
</tr>
<tr>
<td>Area</td>
<td>38211</td>
<td>8796.5</td>
</tr>
<tr>
<td>Power</td>
<td>1.342 mW</td>
<td>0.193 mW</td>
</tr>
</tbody>
</table>

V. CONCLUSION

In this paper, we introduced a scalable high-speed low-power comparator the use of normal digital hardware buildings consisting ABDEL-HAFEEZ et al.:
SCALABLE DIGITAL of two modules: the comparison decision module and the selection module. These modules are structured as parallel prefix bushes with repeated cells in the form of simple ranges that are one gate level deep with a most fan-in of 5 and fanout of four, independent of the input bit width. This regularity permits easy prediction of comparator characteristics for arbitrary bit widths and is eye-catching for endured technology scaling and logic synthesis.

VI. REFERENCES